

1 setting a protection bit associated with the allocated cache line.

1 8. The method as in claim 7, further comprising:

2 switching to normal execution;

3 referencing the allocated cache line; and

4 clearing the protection bit associated with the allocated cache line.

1 9. A method of accessing a cache, comprising:

2 determining whether a mode is run-ahead execution or normal execution;

3 and

4 upon a cache miss during run-ahead execution, replacing a first cache line

5 only if a protection bit associated with the first cache line is clear.

1 10. The method as in claim 9, further comprising:

2 upon a cache hit for a second cache line during run-ahead execution, setting

3 a protection bit associated with the second cache line.

1 11. The method as in claim 9, further comprising:

2 upon a cache hit for a second cache line during normal execution, clearing a

3 protection bit associated with the second cache line.

1 12. A method of executing a software prefetching thread on a multithreaded
2 processor, comprising:

3 executing a software prefetching thread concurrently with normal threads in

4 a program;

5 setting protection bits during execution of the software prefetching thread

6 whenever cache lines are allocated and whenever there is a cache hit,

7 the protection bits protecting cache lines from premature eviction;

8 and

1 13. The method as in claim 12, further comprising:
2 clearing all protection bits when the software prefetching thread finishes
3 executing.

1 14. The method as in claim 12, further comprising:
2 spawning the software prefetching thread for a predetermined section of
3 code in the program.

1 15. The method as in claim 14, further comprising:
2 providing code for a software prefetching thread from an optimizing
3 compiler.

1 16. A processor, comprising:
2 a cache having a plurality of cache lines;
3 a plurality of registers to store data for instructions to be executed by the
4 processor;
5 circuitry to load data from the cache to the plurality of registers;
6 circuitry to prefetch data during speculative execution and to allocate cache
7 lines to store the data; and
8 a plurality of identifiers associated with each cache line, each identifier to
9 indicate whether to protect an associated cache line from premature
10 eviction.

1 17. The processor as in claim 16, wherein
2 at least one of the plurality of identifiers to indicate whether the associated
3 cache line is still in use.

1 18. The processor as in claim 16, wherein
2 at least one of the plurality of identifiers to indicate whether the associated
3 cache line was allocated during speculative execution and has yet to
4 be touched during normal execution.

1 19. The processor as in claim 15, the cache further comprising:
2 a cache data memory; and
3 a cache directory to determine hits or misses and to store address tags of
4 corresponding cache lines currently held in the cache data memory,
5 the cache directory to store the identifiers.

1 20. The processor as in claim 15, the cache further comprising:
2 a cache controller to implement a cache strategy for moving data into and
3 out of the cache data memory and the cache directory, the cache
4 controller to store the identifiers.

21. A multiprocessor computer system, comprising:

- a plurality of processors, each one of the processors having prefetcher logic and being capable of speculative execution;
- at least one main memory;
- at least one communication device coupling the plurality of processors to the at least one main memory;
- a plurality of caches having a plurality of cache lines, each one of the plurality of caches associated with one of the plurality of processors; and
- a protection bit associated with each of the cache lines in each of the plurality of caches, each protection bit to protect a cache line from premature eviction during speculative execution.

1 22. The multiprocessor computer system as in claim 21, further comprising:
2 control logic associated with the plurality of caches to manage the protection
3 bits.

1 23. The multiprocessor computer system as in claim 22, further comprising:
2 at least one cache controller associated with the plurality of caches;
3 wherein the control logic resides in the at least one cache controller.

1 24. The multiprocessor computer system as in claim 21, further comprising:
2 a plurality of tag arrays associated with each cache;
3 wherein the protection bits reside in each tag array associated with each
1 cache.

1 25. A computer system , comprising:
2 a main memory;
3 a processor;
4 a bus to connect the main memory and the processor;
5 a cache associated with the processor, the cache having a plurality of cache
6 lines; and
7 a protection bit associated with each of the cache lines in each of the
8 plurality of caches, each protection bit to protect a cache line from
9 premature eviction during speculative execution.

1 26. The computer system as in claim 25, wherein
2 the cache is a level one (L1) cache.

1 27. The computer system as in claim 26, wherein
2 the level one (L1) cache is on the same chip die as the processor.

1 28. The computer system as in claim 25, wherein

